

"Near Ideal" 30-V N-Channel MOSFET Technology

This document provides a summary of preliminary performance on SkyWater Technology's proprietary new MOSFET technology. Additional Min/Max information and parametric plots will be provided in subsequent updates. The underlying process technology is currently in qualification and is expected to be released to production near the end of the second quarter of 2022. A limited quantity of coupon boards and packaged samples available now, with higher quantities coming in 2Q2022.

Summary:

A novel device architecture enables a new level of low-voltage MOSFET performance. The technology enables 2x lower output charge (Q_{oss}) and superior specific on-resistance (SR_{DS(ON)}) compared to current <60V MOSFETs. Nearzero reverse-recovery charge/losses enable high-speed switching, low leakage, improved efficiency, and potential removal of external Schottky diodes. Initially offered as a 30V device, this foundry technology will be open for custom design for different power levels through a factory-supported PDK.

Features:

- Ultra-low output charge and Drain-Source capacitance
- Ultra-low R_{DS(ON)}
- Low 2.5-V logic-level gate drive

Benefits:

- Elimination of Drain-Source coupling enables nearzero reverse recovery losses
- Improved design- and system-level efficiency
- Simplifies system design

Sample Applications:

- DC/DC Conversion
- ORing and Load Switch
- Battery Management
- Motor Control
- Active Rectification
- System-in-Package (SiP) Designs





STATIC CHARACTERISTICS (TJ=25°C unless otherwise noted)								
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250uA,V _{GS} =0V	30			V		
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V,V _{GS} =0V		5nA	1	μА		
		T _J =55°C			5			
I _{GSS}	Gate-Body leakage current	V _{DS} =0V,V _{GS} =+/-12V			100	nA		
V _{GS(th)}	Gate Threhold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250$ uA		0.7		V		
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =4.5V,I _D =20A		2.01		mΩ		
		Т _J =125°С						
		V _{GS} =3.3V,I _D =20A		2.2		mΩ		
		V _{GS} =2.5V,I _D =20A		2.4		mΩ		
DYNAMI	C CHARACTERISTICS (T _J =25°C unless c	otherwise noted)						
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
Ciss	Input Capacitance (Cgs+Cgd)	V _{GS} =0V,V _{DS} =12V,f= 1MHz		2487		pF		
Coss	Output Capacitance (Cds+Cgd)			290		pF		
C _{rss}	Reverse Transfer Capacitance (Cgd)			289		pF		
R _g	Gate Resistance	f=1MHz				Ω		
t _{d(on)}	Turn-on delay time			0.22		ns		
t _r	Rise time	V _{GS} =4.5V, V _{DS} =12V,		1.93		ns		
t _{d(off)}	Turn-off delay time	R_{G} =1.6 Ω , I_{D} =20A		23.47		ns		
t _f	Fall time			14.42		ns		

GATE CHARGE CHARACTERISTICS (TJ=25°C unless otherwise noted)								
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
Q _g (4.5V)	Total Gate Charge	V _{GS} =4.4V/3.3V/2.5 V,V _{DS} =12V,I _D =20A		35.2		nC		
Q _g (3.3V)	Total Gate Charge			26.6		nC		
Q _g (2.5V)	Total Gate Charge			20.6				
Q _{gs}	Gate Source Charge			1.47		nC		
Q _{gd}	Gate Drain Charge			6.13		nC		
Q _{oss}	Output Charge	V _{DS} =12V		4.7		nC		
SOURCE-DRAIN CHARACTERISTICS (T _j =25°C unless otherwise noted)								
Symbol	Parameter	Conditions	Min	Тур	Max	Units		
V _{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V		0.72		V		
Q _{IT}	Body Diode Reverse Recovery Charge	I _F =20A,di/dt=500A/us		~0		nC		

Maximum Ratings for QFN & Similar Package					
Symbol	Parameter	Conditions	Maximum Units		
V _{DS}	Drain-Source Voltage	-	30	V	
V _{GS}	Gate-Source Voltage	-	±10	V	
ID	Continuous Drain Current	T _c =25°C	160	А	
		$T_{C}=100^{\circ}C$	125	А	
I _{DM}	Pulsed Drain Curretn	<10us	700	А	



Transfer Characteristics



Figure 1: Typical measured transfer characteristics. On current limited by compliance limit.



Figure 3: Typical measured output capacitance and reverse capacitance.



Figure 2: Typical measured on-resistance.



Figure 4: 2D TCAD simulation projected reverse-recovery characteristics.

Reverse Recovery